<?xml version="1.0" encoding="UTF-8"?>
 <rdf:RDF xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:cc="http://web.resource.org/cc/" xmlns:syn="http://purl.org/rss/1.0/modules/syndication/" xmlns:admin="http://webns.net/mvcb/">
  <channel rdf:about="http://pinboard.in">
    <title>Pinboard (wagerlabs)</title>
    <link>https://pinboard.in/u:wagerlabs/public/</link>
    <description>recent bookmarks from wagerlabs</description>
    <items>
      <rdf:Seq>	<rdf:li rdf:resource="http://labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-1-rationale-tools-method/"/>
	<rdf:li rdf:resource="http://groups.google.com/group/comp.lang.vhdl/browse_thread/thread/4bdeb69ef2f16dac/186b2b45950a74ff"/>
	<rdf:li rdf:resource="http://www.lbebooks.com/booksandkits-HWDesign.htm"/>
	<rdf:li rdf:resource="http://raintown.org/lava/"/>
	<rdf:li rdf:resource="http://www.ultratechnology.com/4thvhdl.htm"/>
      </rdf:Seq>
    </items>
  </channel><item rdf:about="http://labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-1-rationale-tools-method/">
    <title>Designing a CPU in VHDL, Part 1: Rationale, tools, method | &quot;Domipheus Labs&quot;</title>
    <dc:date>2015-08-20T17:20:00+00:00</dc:date>
    <link>http://labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-1-rationale-tools-method/</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>cpu fpga hardware programming vhdl design</dc:subject>
<dc:source>https://pinboard.in/</dc:source>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:ec0e38b0b593/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:cpu"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:hardware"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:programming"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:design"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://groups.google.com/group/comp.lang.vhdl/browse_thread/thread/4bdeb69ef2f16dac/186b2b45950a74ff">
    <title>Verilog/VHDL Comparison List - comp.lang.vhdl | Google Groups</title>
    <dc:date>2010-02-20T16:50:02+00:00</dc:date>
    <link>http://groups.google.com/group/comp.lang.vhdl/browse_thread/thread/4bdeb69ef2f16dac/186b2b45950a74ff</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>vhdl verilog fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:214bf61659bc/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:verilog"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.lbebooks.com/booksandkits-HWDesign.htm">
    <title>Books - VHDL / Verilog / BASYS / NEXYS2</title>
    <dc:date>2010-02-20T16:45:01+00:00</dc:date>
    <link>http://www.lbebooks.com/booksandkits-HWDesign.htm</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>books fpga vhdl verilog</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:b2bb73e97486/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:books"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:verilog"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://raintown.org/lava/">
    <title>The Lava Hardware Description Language</title>
    <dc:date>2010-02-12T16:49:28+00:00</dc:date>
    <link>http://raintown.org/lava/</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>programming haskell electronics hardware fpga vhdl lava xilinx</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:f5483f8aae2d/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:programming"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:haskell"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:electronics"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:hardware"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:lava"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:xilinx"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.ultratechnology.com/4thvhdl.htm">
    <title>Forth Processor in VHDL</title>
    <dc:date>2010-02-12T16:44:23+00:00</dc:date>
    <link>http://www.ultratechnology.com/4thvhdl.htm</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>forth fpga vhdl</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:750bad2c9bb8/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:forth"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
</rdf:Bag></taxo:topics>
</item>
</rdf:RDF>