<?xml version="1.0" encoding="UTF-8"?>
 <rdf:RDF xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:cc="http://web.resource.org/cc/" xmlns:syn="http://purl.org/rss/1.0/modules/syndication/" xmlns:admin="http://webns.net/mvcb/">
  <channel rdf:about="http://pinboard.in">
    <title>Pinboard (wagerlabs)</title>
    <link>https://pinboard.in/u:wagerlabs/public/</link>
    <description>recent bookmarks from wagerlabs</description>
    <items>
      <rdf:Seq>	<rdf:li rdf:resource="http://labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-1-rationale-tools-method/"/>
	<rdf:li rdf:resource="http://habrahabr.ru/post/133383/"/>
	<rdf:li rdf:resource="http://www.altera.com/education/training/curriculum/fpga/trn-fpga.html"/>
	<rdf:li rdf:resource="http://people.ece.cornell.edu/land/courses/ece5760/"/>
	<rdf:li rdf:resource="http://groups.google.com/group/comp.lang.vhdl/browse_thread/thread/4bdeb69ef2f16dac/186b2b45950a74ff"/>
	<rdf:li rdf:resource="http://www.lbebooks.com/booksandkits-HWDesign.htm"/>
	<rdf:li rdf:resource="http://raintown.org/lava/"/>
	<rdf:li rdf:resource="http://www.ultratechnology.com/4thvhdl.htm"/>
	<rdf:li rdf:resource="http://fpgalibre.sourceforge.net/ingles.html#tp82"/>
	<rdf:li rdf:resource="http://code.google.com/p/rekonstrukt/"/>
	<rdf:li rdf:resource="http://www.sump.org/projects/analyzer/"/>
	<rdf:li rdf:resource="http://www.embedded.com/design/embeddedfpga/205203954;jsessionid=OPO0X1JEPO3NQQSNDLPSKH0CJUNN2JVN"/>
	<rdf:li rdf:resource="http://www.embedded.com/columns/whatsnew/197003073?cid=RSSfeed_embedded_news"/>
	<rdf:li rdf:resource="http://www.embedded.com/columns/technicalinsights/209602171?cid=RSSfeed_embedded_news"/>
	<rdf:li rdf:resource="http://www.clifford.at/bfcpu/bfcpu.html"/>
	<rdf:li rdf:resource="http://www.embedded.com/columns/technicalinsights/206905354?cid=RSSfeed_embedded_news"/>
	<rdf:li rdf:resource="http://www.automotivedesignline.com/showArticle.jhtml;?articleID=205600614"/>
	<rdf:li rdf:resource="http://www.embedded.com/columns/technicalinsights/205601738?cid=RSSfeed_embedded_news"/>
	<rdf:li rdf:resource="http://www.embedded.com/design/embeddedfpga/205203954?cid=RSSfeed_embedded_news"/>
	<rdf:li rdf:resource="http://www.tuxdeluxe.org/node/204"/>
	<rdf:li rdf:resource="http://www-users.cs.york.ac.uk/~mfn/reduceron/index.html"/>
      </rdf:Seq>
    </items>
  </channel><item rdf:about="http://labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-1-rationale-tools-method/">
    <title>Designing a CPU in VHDL, Part 1: Rationale, tools, method | &quot;Domipheus Labs&quot;</title>
    <dc:date>2015-08-20T17:20:00+00:00</dc:date>
    <link>http://labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-1-rationale-tools-method/</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>cpu fpga hardware programming vhdl design</dc:subject>
<dc:source>https://pinboard.in/</dc:source>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:ec0e38b0b593/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:cpu"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:hardware"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:programming"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:design"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://habrahabr.ru/post/133383/">
    <title>Программирование ПЛИС. Плавное изменение яркости светодиодов на Spartan-3E Starter Kit с использованием ШИМ (PWM) / Хабрахабр</title>
    <dc:date>2014-02-14T20:57:29+00:00</dc:date>
    <link>http://habrahabr.ru/post/133383/</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>programming fpga tutorials</dc:subject>
<dc:source>https://pinboard.in/</dc:source>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:72ccd530a756/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:programming"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:tutorials"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.altera.com/education/training/curriculum/fpga/trn-fpga.html">
    <title>FPGA Designer Curriculum</title>
    <dc:date>2011-10-26T17:40:15+00:00</dc:date>
    <link>http://www.altera.com/education/training/curriculum/fpga/trn-fpga.html</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>fpga tutorials altera</dc:subject>
<dc:source>https://pinboard.in/</dc:source>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:b91d61dc90e5/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:tutorials"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:altera"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://people.ece.cornell.edu/land/courses/ece5760/">
    <title>ECE 5760</title>
    <dc:date>2011-08-08T21:58:16+00:00</dc:date>
    <link>http://people.ece.cornell.edu/land/courses/ece5760/</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>electronics fpga tutorias courses hardware</dc:subject>
<dc:source>https://pinboard.in/</dc:source>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:49c769304e1f/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:electronics"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:tutorias"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:courses"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:hardware"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://groups.google.com/group/comp.lang.vhdl/browse_thread/thread/4bdeb69ef2f16dac/186b2b45950a74ff">
    <title>Verilog/VHDL Comparison List - comp.lang.vhdl | Google Groups</title>
    <dc:date>2010-02-20T16:50:02+00:00</dc:date>
    <link>http://groups.google.com/group/comp.lang.vhdl/browse_thread/thread/4bdeb69ef2f16dac/186b2b45950a74ff</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>vhdl verilog fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:214bf61659bc/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:verilog"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.lbebooks.com/booksandkits-HWDesign.htm">
    <title>Books - VHDL / Verilog / BASYS / NEXYS2</title>
    <dc:date>2010-02-20T16:45:01+00:00</dc:date>
    <link>http://www.lbebooks.com/booksandkits-HWDesign.htm</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>books fpga vhdl verilog</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:b2bb73e97486/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:books"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:verilog"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://raintown.org/lava/">
    <title>The Lava Hardware Description Language</title>
    <dc:date>2010-02-12T16:49:28+00:00</dc:date>
    <link>http://raintown.org/lava/</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>programming haskell electronics hardware fpga vhdl lava xilinx</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:f5483f8aae2d/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:programming"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:haskell"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:electronics"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:hardware"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:lava"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:xilinx"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.ultratechnology.com/4thvhdl.htm">
    <title>Forth Processor in VHDL</title>
    <dc:date>2010-02-12T16:44:23+00:00</dc:date>
    <link>http://www.ultratechnology.com/4thvhdl.htm</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>forth fpga vhdl</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:750bad2c9bb8/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:forth"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:vhdl"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://fpgalibre.sourceforge.net/ingles.html#tp82">
    <title>FPGALibre</title>
    <dc:date>2010-02-08T20:01:01+00:00</dc:date>
    <link>http://fpgalibre.sourceforge.net/ingles.html#tp82</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>spartan fpga hdl</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:caccbb9cf9ae/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:spartan"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:hdl"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://code.google.com/p/rekonstrukt/">
    <title>rekonstrukt - Project Hosting on Google Code</title>
    <dc:date>2009-12-19T00:28:19+00:00</dc:date>
    <link>http://code.google.com/p/rekonstrukt/</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>forth fpga hardware</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:f2a99786fc22/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:forth"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:hardware"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.sump.org/projects/analyzer/">
    <title>sump.org: FPGA Based Logic Analyzer</title>
    <dc:date>2009-01-28T16:03:17+00:00</dc:date>
    <link>http://www.sump.org/projects/analyzer/</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>programming embedded electronics hardware fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:a683e9a72f00/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:programming"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:embedded"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:electronics"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:hardware"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.embedded.com/design/embeddedfpga/205203954;jsessionid=OPO0X1JEPO3NQQSNDLPSKH0CJUNN2JVN">
    <title>Embedded.com - The art of FPGA construction</title>
    <dc:date>2009-01-03T08:04:05+00:00</dc:date>
    <link>http://www.embedded.com/design/embeddedfpga/205203954;jsessionid=OPO0X1JEPO3NQQSNDLPSKH0CJUNN2JVN</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:1cc4c2b1b0b2/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.embedded.com/columns/whatsnew/197003073?cid=RSSfeed_embedded_news">
    <title>Embedded.com - More about designing with embedded FPGAs (article collection)</title>
    <dc:date>2009-01-03T07:58:55+00:00</dc:date>
    <link>http://www.embedded.com/columns/whatsnew/197003073?cid=RSSfeed_embedded_news</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>embedded fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:956b349e47af/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:embedded"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.embedded.com/columns/technicalinsights/209602171?cid=RSSfeed_embedded_news">
    <title>Embedded.com - Prototyping with the Spartan-3A DSP starter platform</title>
    <dc:date>2008-07-29T06:09:28+00:00</dc:date>
    <link>http://www.embedded.com/columns/technicalinsights/209602171?cid=RSSfeed_embedded_news</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>embedded fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:1f53e9da82bc/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:embedded"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.clifford.at/bfcpu/bfcpu.html">
    <title>Clifford's Homepage - The Brainf*ck CPU</title>
    <dc:date>2008-06-19T19:43:21+00:00</dc:date>
    <link>http://www.clifford.at/bfcpu/bfcpu.html</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>electronics fpga hardware</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:ff55e75528c7/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:electronics"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:hardware"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.embedded.com/columns/technicalinsights/206905354?cid=RSSfeed_embedded_news">
    <title>Embedded.com - Video guide - getting started with Xilinx FPGAs</title>
    <dc:date>2008-03-25T14:34:38+00:00</dc:date>
    <link>http://www.embedded.com/columns/technicalinsights/206905354?cid=RSSfeed_embedded_news</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:e52f3f4f4ce8/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.automotivedesignline.com/showArticle.jhtml;?articleID=205600614">
    <title>The art of FPGA construction | Automotive DesignLine</title>
    <dc:date>2008-01-24T10:55:04+00:00</dc:date>
    <link>http://www.automotivedesignline.com/showArticle.jhtml;?articleID=205600614</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:abbb1085d213/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.embedded.com/columns/technicalinsights/205601738?cid=RSSfeed_embedded_news">
    <title>Embedded.com - Design Recipes for FPGAs - A Simple VGA Interface</title>
    <dc:date>2008-01-10T09:51:07+00:00</dc:date>
    <link>http://www.embedded.com/columns/technicalinsights/205601738?cid=RSSfeed_embedded_news</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:9655d4c5a692/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.embedded.com/design/embeddedfpga/205203954?cid=RSSfeed_embedded_news">
    <title>Embedded.com - The art of FPGA construction</title>
    <dc:date>2008-01-07T11:54:45+00:00</dc:date>
    <link>http://www.embedded.com/design/embeddedfpga/205203954?cid=RSSfeed_embedded_news</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>design embedded fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:c93479fe1165/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:design"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:embedded"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www.tuxdeluxe.org/node/204">
    <title>Roll Your Own Hardware | Tux Deluxe</title>
    <dc:date>2007-06-01T21:04:51+00:00</dc:date>
    <link>http://www.tuxdeluxe.org/node/204</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:1aea1ef3c736/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
<item rdf:about="http://www-users.cs.york.ac.uk/~mfn/reduceron/index.html">
    <title>The Reduceron</title>
    <dc:date>2007-05-31T10:38:08+00:00</dc:date>
    <link>http://www-users.cs.york.ac.uk/~mfn/reduceron/index.html</link>
    <dc:creator>wagerlabs</dc:creator><dc:subject>haskell fpga</dc:subject>
<dc:identifier>https://pinboard.in/u:wagerlabs/b:e6f24b1eeb9e/</dc:identifier>
<taxo:topics><rdf:Bag>	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:haskell"/>
	<rdf:li rdf:resource="https://pinboard.in/u:wagerlabs/t:fpga"/>
</rdf:Bag></taxo:topics>
</item>
</rdf:RDF>